## Amendments to the Specification:

Please replace paragraph beginning on page 6 line 16 with the following amended paragraph:

In addition, it may be seen from FIG. 2 that magnetically differential input 20 comprises a third [[223]] terminal 223 that is coupled to a node 232 through a conductor 241. Conductor 241 comprises a first segment 241a and a second segment 241b. In an embodiment, terminal 221 may be considered a first positive terminal and terminal 223 a second positive terminal. It follows directly, therefore, that terminal 222 may be considered a negative terminal (These designations are, clearly, somewhat arbitrary.) In addition, input circuit 20 comprises a conductor 242 that couples terminal 221 to input node 231 and comprises a conductor 243 that couples node 231 to terminal 223. A conductor 244, comprising segments 244a and 244b, couples the GND side of source 21 to terminal 222.

Please replace paragraph beginning on page 8, line 12 with the following amended paragraph:

FIG. 2 represents an embodiment in which the magnetically differential input circuit couples a single-ended receiving circuit. FIG. 3 is simplified representation of a circuit in which a differential signal source is coupled to a differential input of a receiving IC device. In FIG. 3, a differential signal source 31 is represented by dual signal sources 31a and 31b. Signal sources 31a and 31b provide respective signals of equal magnitude, but opposite polarity, to the receiving IC device. That is, the signal provided by source 31a bears a 180° phase relationship to the signal provided by source 31b. Signal source 31a is coupled at one end to signal ground (GND) and at the opposite end through a source impedance  $R_s/2$  to an input terminal 32. Similarly, signal source 31b is coupled at one end to GND and at the opposite end through a source impedance  $R_s/2$  to input terminal 33. Input terminal 32 may be viewed as the positive (P) input terminal; and input terminal 33 may be viewed as the negative (N) input terminal. The differential input to the receiving IC device is represented as terminating resistances [[R<sub>T</sub>]]  $R_{T1}$  and  $R_{T2}$ , where  $R_{T1} = R_{T2} = (R_s/2)$ .  $R_{T1}$  is coupled from (P) terminal 32 to GND; and  $R_{T2}$  is coupled from (N) terminal 33 to GND. A magnetically differential input may be effect from an arrangement of FIG. 3 in the manner disclosed in FIG. 4.

Please replace paragraph beginning on page 9, line 3 with the following amended paragraph:

Referring now to FIG. 4, depicted therein is a magnetically differential input circuit 40 that is designed to couple a differential signal source 41 to a receiving integrated circuit device (not shown). In FIG. 4, differential signal source 41 is represented by dual signal sources 41a and 41b, that provide signals of equal magnitude, but opposite polarity to the receiving integrated circuit device. That is the signal provided by source 41a has a 180° phase relationship to the signal provided. Signal source 41a is coupled at one end to GND and at the opposite end through a source impedance,  $R_{sa}/2$ , to an input terminal 401. As a practical matter, ( $R_{sa}/2$ ) is coupled to terminal 401 through a conductor [[406]] 412 that extends from a common node 406 to terminal 401. Similarly, signal source 41b is coupled at one end to signal ground at the opposite end through a source impedance, represented in FIG. 4 as  $R_{sb}/2$ , to an input terminal 402. As a practical matter  $R_{sb}/2$  is coupled to terminal 402 through a conductor 413.

Please replace paragraph beginning on page 9, line 15 with the following amended paragraph:

In a manner well understood by skilled practitioners, the differential input to the receiving integrated circuit device appears between an input node 404 and terminal 402. Input node 404 is, in turn, coupled to terminal 401 through a conductor 409 and is coupled to terminal [[402]]  $\underline{403}$  through a conductor [[403]]  $\underline{410}$ . A terminating impedance to signal source 41 is provided by a first terminating impedance 407, represented in FIG. 4 as resistance ( $R_T/2$ ), and a second terminating impedance 408, also represented in FIG. 4 as a resistance ( $R_T/2$ ). Terminating impedance 407 is coupled between input node 404 and a return node 405. Terminating impedance 408 is coupled between return node 405 and terminal 402. A conductor 411, comprising a first segment 411a and a second segment 411b, couples terminal 403 to node 406.

Please replace paragraph beginning on page 10, line 19 with the following amended paragraph:

Without derogation to the effectiveness of the configuration of FIG. 4 in the abatement of EMI effects, it is instructive to note that although input circuit 40 of FIG. 4 is magnetically differential, it is nonetheless not electrically differential, in at least the sense that signal source 41a is coupled, through a source impedance  $R_{sa}/2$  to input terminal 401, as well as to input

terminal 403. More definitively, signal source 41a is coupled through  $R_{sa}/2$  to node 406. Node 406 is coupled through conductor 412 to terminal [[402]]  $\underline{401}$  and is coupled through conductor 411 to terminal 403. Signal signal source 41b is coupled only through a source impedance  $R_{sb}/2$  and through conductor 413 to terminal 402.

Please replace paragraph beginning on page 11, line 12 with the following amended paragraph:

Referring now to FIG. 5, depicted therein is a magnetically and electrically differential input circuit 50 that is designed to couple a differential signal source 51 to a receiving integrated circuit device 55. For purposes of this Description, integrated circuit 55 may be understood to be included in a device package 55 that includes internal circuitry (not shown) and a number of pins or terminals. In FIG. 5, differential signal source 51 is represented by dual signal sources 511 and 512 that provide signals of equal magnitude, but opposite polarity (i.e., relative phase shift =  $180^{\circ}$ ), to the receiving integrated circuit device. Signal source 511 is coupled at one end to signal ground (GND) and at the opposite end through a source impedance 513  $R_s/2$  ( $R_s/2$ ), to a first input node 542. Similarly, signal source 512 is coupled at one end to signal ground (GND) at the opposite end through a source impedance [[512]] 514 ( $R_s/2$ ) to a second input node 543. Input node 542 may be viewed as being coupled to a first polarity (e.g., positive polarity) signal source 511. Input node 543 may be viewed as being coupled to a second polarity (e.g., negative polarity) signal source 512. Of course, in practical implementation, signal sources 511 and 512 represent the differential (opposite polarity) outputs of signal source 51.

Please replace paragraph beginning on page 12, line 3 with the following amended paragraph:

First (positive) input node 542 is coupled through a conductor 531 to terminal 521 and through a conductor 534 to a terminal 524. Second (negative) input node 543 is coupled through conductor 532 to terminal 522 and through conductor 533 to terminal 523. A first terminating impedance 551, is coupled between terminal 521 and terminal 522. Terminating impedance 551 comprises a resistance 551a coupled between terminal 521 and GND and compares comprises resistance 551b coupled between GND and terminal 522. A second terminating impedance 552 is coupled between terminal 523 and terminal 524. Terminating impedance 552 comprises a

resistance 522a 552a coupled between terminal 523 and GND and comprises a resistance 552b coupled between GND and terminal 524. Conductor 538 couples terminal 521 to terminal 524.

Please replace paragraph beginning on page 13, line 18 with the following amended paragraph:

Returning attention to FIG. 5, it may be seen there that input circuit 50 is without more, not electrically differential. This is true because, at least, magnitude of the capacitive coupling to positive terminals 521 and 524 differs from the magnitude of the capacitive coupling to negative terminals 522 and 523. The inclusion of terminal 523 effects a capacitive loading on signal source 511 that is substantially equal to the capacitive loading on signal source 512. That is, the sum of the capacitive loads presented by terminals 521 and 524 to node 542 is substantially equivalent to the sum of the capacitive loads presented by terminals 522 and 523 to node 543. However, because terminals 521 and 524 are disposed at the endpoints of the linear string of terminals (521, 522, 523, and 524), terminals 521 and 524 experience coupling to adjacent terminals (not shown) on the device package. Interior terminals 523 and 524 522 and 523 are not subject to this form of coupling.

Please replace paragraph beginning on page 14, line 10 with the following amended paragraph:

As depicted in FIG. 5, the coupling mechanism includes terminal 526 disposed intermediate terminals 522 and 523. Note that terminals 522 and 523 are the terminals coupled to signal source 512. Terminal 526 is coupled to GND. A conductive trace 536 extends laterally from terminal 526 and, preferably, occupies a path equidistant loop L1 and loop L2. The coupling mechanism also includes terminal 525 disposed adjacent and above terminal 521. A conductive trace 535 extends laterally from terminal 525 along the upper boundary of loop L1. Terminal 525 is coupled to GND. Similarly, the coupling mechanism includes terminal 527 disposed adjacent and below terminal 524. Terminal 527 is coupled to GND. A conductive trace 537 extends laterally from terminal 527 along a lower boundary of loop L2. In one embodiment, conductive traces 535, 536 and 537 are of sufficient length to extend a distance from respective terminals [[5225]] 525, 526, and 527 that is at least as great as the distance at which conductor 538 extends horizontally from terminals 521 and 524.